patch-src_i830_h 3.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109
  1. --- xf86-video-intel-2.9.1.orig/src/i830.h 2009-10-26 12:48:05.000000000 +0100
  2. +++ xf86-video-intel-2.9.1/src/i830.h 2010-04-19 20:20:51.000000000 +0200
  3. @@ -61,6 +61,7 @@ SOFTWARE OR THE USE OR OTHER DEALINGS IN
  4. #include "xorg-server.h"
  5. #include <pciaccess.h>
  6. +#ifdef XF86DRI
  7. #include "xf86drm.h"
  8. #include "sarea.h"
  9. #define _XF86DRI_SERVER_
  10. @@ -69,16 +70,19 @@ SOFTWARE OR THE USE OR OTHER DEALINGS IN
  11. #include "i830_dri.h"
  12. #include "intel_bufmgr.h"
  13. #include "i915_drm.h"
  14. +#endif
  15. #include "uxa.h"
  16. Bool i830_uxa_init(ScreenPtr pScreen);
  17. void i830_uxa_create_screen_resources(ScreenPtr pScreen);
  18. void i830_uxa_block_handler (ScreenPtr pScreen);
  19. +#ifdef XF86DRI
  20. Bool i830_get_aperture_space(ScrnInfoPtr pScrn, drm_intel_bo **bo_table,
  21. int num_bos);
  22. dri_bo *i830_get_pixmap_bo (PixmapPtr pixmap);
  23. void i830_set_pixmap_bo(PixmapPtr pixmap, dri_bo *bo);
  24. +#endif
  25. typedef struct _I830OutputRec I830OutputRec, *I830OutputPtr;
  26. @@ -168,7 +172,9 @@ struct _i830_memory {
  27. i830_memory *prev;
  28. /** @} */
  29. +#ifdef XF86DRI
  30. dri_bo *bo;
  31. +#endif
  32. uint32_t alignment;
  33. uint32_t gem_name;
  34. Bool lifetime_fixed_offset;
  35. @@ -370,7 +376,9 @@ typedef struct _I830Rec {
  36. /** Offset in the ring for the next DWORD emit */
  37. uint32_t ring_next;
  38. +#ifdef XF86DRI
  39. dri_bufmgr *bufmgr;
  40. +#endif
  41. uint8_t *batch_ptr;
  42. /** Byte offset in batch_ptr for the next dword to be emitted. */
  43. @@ -379,8 +387,10 @@ typedef struct _I830Rec {
  44. unsigned int batch_emit_start;
  45. /** Number of bytes to be emitted in the current BEGIN_BATCH. */
  46. uint32_t batch_emitting;
  47. +#ifdef XF86DRI
  48. dri_bo *batch_bo;
  49. dri_bo *last_batch_bo;
  50. +#endif
  51. /** Whether we're in a section of code that can't tolerate flushing */
  52. Bool in_batch_atomic;
  53. /** Ending batch_used that was verified by i830_start_batch_atomic() */
  54. @@ -451,6 +461,7 @@ typedef struct _I830Rec {
  55. ScreenBlockHandlerProcPtr BlockHandler;
  56. Bool overlayOn;
  57. +#ifdef XF86DRI
  58. struct {
  59. drm_intel_bo *gen4_vs_bo;
  60. drm_intel_bo *gen4_sf_bo;
  61. @@ -461,6 +472,7 @@ typedef struct _I830Rec {
  62. drm_intel_bo *gen4_sampler_bo;
  63. drm_intel_bo *gen4_sip_kernel_bo;
  64. } video;
  65. +#endif
  66. /* Render accel state */
  67. float scale_units[2][2];
  68. @@ -687,6 +699,7 @@ i830_pipe_a_require_activate (ScrnInfoPt
  69. void
  70. i830_pipe_a_require_deactivate (ScrnInfoPtr scrn);
  71. +#ifdef XF86DRI
  72. Bool I830DRI2ScreenInit(ScreenPtr pScreen);
  73. void I830DRI2CloseScreen(ScreenPtr pScreen);
  74. @@ -696,6 +709,7 @@ extern void drmmode_closefb(ScrnInfoPtr
  75. extern int drmmode_output_dpms_status(xf86OutputPtr output);
  76. void
  77. drmmode_crtc_set_cursor_bo(xf86CrtcPtr crtc, dri_bo *cursor);
  78. +#endif
  79. extern Bool i830_crtc_on(xf86CrtcPtr crtc);
  80. extern int i830_crtc_to_pipe(xf86CrtcPtr crtc);
  81. @@ -882,6 +896,7 @@ Bool i830_pixmap_tiled(PixmapPtr p);
  82. if (pitch > KB(8)) I830FALLBACK("pitch exceeds 3d limit 8K\n");\
  83. } while(0)
  84. +#ifdef XF86DRI
  85. /**
  86. * Little wrapper around drm_intel_bo_reloc to return the initial value you
  87. * should stuff into the relocation entry.
  88. @@ -913,6 +928,7 @@ intel_bo_alloc_for_data(ScrnInfoPtr scrn
  89. return bo;
  90. }
  91. +#endif
  92. extern const int I830PatternROP[16];
  93. extern const int I830CopyROP[16];