fpu_control.h 3.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103
  1. /* 68k FPU control word definitions.
  2. Copyright (C) 1996, 1997, 1998 Free Software Foundation, Inc.
  3. This file is part of the GNU C Library.
  4. The GNU C Library is free software; you can redistribute it and/or
  5. modify it under the terms of the GNU Lesser General Public
  6. License as published by the Free Software Foundation; either
  7. version 2.1 of the License, or (at your option) any later version.
  8. The GNU C Library is distributed in the hope that it will be useful,
  9. but WITHOUT ANY WARRANTY; without even the implied warranty of
  10. MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  11. Lesser General Public License for more details.
  12. You should have received a copy of the GNU Lesser General Public
  13. License along with the GNU C Library; if not, write to the Free
  14. Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA
  15. 02111-1307 USA. */
  16. #ifndef _FPU_CONTROL_H
  17. #define _FPU_CONTROL_H
  18. /*
  19. * Motorola floating point control register bits.
  20. *
  21. * 31-16 -> reserved (read as 0, ignored on write)
  22. * 15 -> enable trap for BSUN exception
  23. * 14 -> enable trap for SNAN exception
  24. * 13 -> enable trap for OPERR exception
  25. * 12 -> enable trap for OVFL exception
  26. * 11 -> enable trap for UNFL exception
  27. * 10 -> enable trap for DZ exception
  28. * 9 -> enable trap for INEX2 exception
  29. * 8 -> enable trap for INEX1 exception
  30. * 7-6 -> Precision Control
  31. * 5-4 -> Rounding Control
  32. * 3-0 -> zero (read as 0, write as 0)
  33. *
  34. *
  35. * Precision Control:
  36. * 00 - round to extended precision
  37. * 01 - round to single precision
  38. * 10 - round to double precision
  39. * 11 - undefined
  40. *
  41. * Rounding Control:
  42. * 00 - rounding to nearest (RN)
  43. * 01 - rounding toward zero (RZ)
  44. * 10 - rounding (down)toward minus infinity (RM)
  45. * 11 - rounding (up) toward plus infinity (RP)
  46. *
  47. * The hardware default is 0x0000. I choose 0x5400.
  48. */
  49. #include <features.h>
  50. /* masking of interrupts */
  51. #define _FPU_MASK_BSUN 0x8000
  52. #define _FPU_MASK_SNAN 0x4000
  53. #define _FPU_MASK_OPERR 0x2000
  54. #define _FPU_MASK_OVFL 0x1000
  55. #define _FPU_MASK_UNFL 0x0800
  56. #define _FPU_MASK_DZ 0x0400
  57. #define _FPU_MASK_INEX1 0x0200
  58. #define _FPU_MASK_INEX2 0x0100
  59. /* precision control */
  60. #define _FPU_EXTENDED 0x00 /* RECOMMENDED */
  61. #define _FPU_DOUBLE 0x80
  62. #define _FPU_SINGLE 0x40 /* DO NOT USE */
  63. /* rounding control */
  64. #define _FPU_RC_NEAREST 0x00 /* RECOMMENDED */
  65. #define _FPU_RC_ZERO 0x10
  66. #define _FPU_RC_DOWN 0x20
  67. #define _FPU_RC_UP 0x30
  68. #define _FPU_RESERVED 0xFFFF000F /* Reserved bits in fpucr */
  69. /* Now two recommended fpucr */
  70. /* The fdlibm code requires no interrupts for exceptions. Don't
  71. change the rounding mode, it would break long double I/O! */
  72. #define _FPU_DEFAULT 0x00000000
  73. /* IEEE: same as above, but exceptions. We must make it non-zero so
  74. that __setfpucw works. This bit will be ignored. */
  75. #define _FPU_IEEE 0x00000001
  76. /* Type of the control word. */
  77. typedef unsigned int fpu_control_t __attribute__ ((__mode__ (__SI__)));
  78. /* Macros for accessing the hardware control word. */
  79. #define _FPU_GETCW(cw) __asm__ ("fmove%.l %!, %0" : "=dm" (cw))
  80. #define _FPU_SETCW(cw) __asm__ __volatile__ ("fmove%.l %0, %!" : : "dm" (cw))
  81. #if 0
  82. /* Default control word set at startup. */
  83. extern fpu_control_t __fpu_control;
  84. #endif
  85. #endif /* _M68K_FPU_CONTROL_H */