fenv.h 5.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145
  1. /* Copyright (C) 1997, 1998, 1999 Free Software Foundation, Inc.
  2. This file is part of the GNU C Library.
  3. The GNU C Library is free software; you can redistribute it and/or
  4. modify it under the terms of the GNU Lesser General Public
  5. License as published by the Free Software Foundation; either
  6. version 2.1 of the License, or (at your option) any later version.
  7. The GNU C Library is distributed in the hope that it will be useful,
  8. but WITHOUT ANY WARRANTY; without even the implied warranty of
  9. MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  10. Lesser General Public License for more details.
  11. You should have received a copy of the GNU Lesser General Public
  12. License along with the GNU C Library; if not, write to the Free
  13. Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA
  14. 02111-1307 USA. */
  15. #ifndef _FENV_H
  16. # error "Never use <bits/fenv.h> directly; include <fenv.h> instead."
  17. #endif
  18. /* Define bits representing the exception. We use the bit positions of
  19. the appropriate bits in the FPSCR... */
  20. enum
  21. {
  22. FE_INEXACT = 1 << (31 - 6),
  23. #define FE_INEXACT FE_INEXACT
  24. FE_DIVBYZERO = 1 << (31 - 5),
  25. #define FE_DIVBYZERO FE_DIVBYZERO
  26. FE_UNDERFLOW = 1 << (31 - 4),
  27. #define FE_UNDERFLOW FE_UNDERFLOW
  28. FE_OVERFLOW = 1 << (31 - 3),
  29. #define FE_OVERFLOW FE_OVERFLOW
  30. /* ... except for FE_INVALID, for which we use bit 31. FE_INVALID
  31. actually corresponds to bits 7 through 12 and 21 through 23
  32. in the FPSCR, but we can't use that because the current draft
  33. says that it must be a power of 2. Instead we use bit 2 which
  34. is the summary bit for all the FE_INVALID exceptions, which
  35. kind of makes sense. */
  36. FE_INVALID = 1 << (31 - 2),
  37. #define FE_INVALID FE_INVALID
  38. #ifdef __USE_GNU
  39. /* Breakdown of the FE_INVALID bits. Setting FE_INVALID on an
  40. input to a routine is equivalent to setting all of these bits;
  41. FE_INVALID will be set on output from a routine iff one of
  42. these bits is set. Note, though, that you can't disable or
  43. enable these exceptions individually. */
  44. /* Operation with SNaN. */
  45. FE_INVALID_SNAN = 1 << (31 - 7),
  46. # define FE_INVALID_SNAN FE_INVALID_SNAN
  47. /* Inf - Inf */
  48. FE_INVALID_ISI = 1 << (31 - 8),
  49. # define FE_INVALID_ISI FE_INVALID_ISI
  50. /* Inf / Inf */
  51. FE_INVALID_IDI = 1 << (31 - 9),
  52. # define FE_INVALID_IDI FE_INVALID_IDI
  53. /* 0 / 0 */
  54. FE_INVALID_ZDZ = 1 << (31 - 10),
  55. # define FE_INVALID_ZDZ FE_INVALID_ZDZ
  56. /* Inf * 0 */
  57. FE_INVALID_IMZ = 1 << (31 - 11),
  58. # define FE_INVALID_IMZ FE_INVALID_IMZ
  59. /* Comparison with NaN or SNaN. */
  60. FE_INVALID_COMPARE = 1 << (31 - 12),
  61. # define FE_INVALID_COMPARE FE_INVALID_COMPARE
  62. /* Invalid operation flag for software (not set by hardware). */
  63. /* Note that some chips don't have this implemented, presumably
  64. because no-one expected anyone to write software for them %-). */
  65. FE_INVALID_SOFTWARE = 1 << (31 - 21),
  66. # define FE_INVALID_SOFTWARE FE_INVALID_SOFTWARE
  67. /* Square root of negative number (including -Inf). */
  68. /* Note that some chips don't have this implemented. */
  69. FE_INVALID_SQRT = 1 << (31 - 22),
  70. # define FE_INVALID_SQRT FE_INVALID_SQRT
  71. /* Conversion-to-integer of a NaN or a number too large or too small. */
  72. FE_INVALID_INTEGER_CONVERSION = 1 << (31 - 23)
  73. # define FE_INVALID_INTEGER_CONVERSION FE_INVALID_INTEGER_CONVERSION
  74. # define FE_ALL_INVALID \
  75. (FE_INVALID_SNAN | FE_INVALID_ISI | FE_INVALID_IDI | FE_INVALID_ZDZ \
  76. | FE_INVALID_IMZ | FE_INVALID_COMPARE | FE_INVALID_SOFTWARE \
  77. | FE_INVALID_SQRT | FE_INVALID_INTEGER_CONVERSION)
  78. #endif
  79. };
  80. #define FE_ALL_EXCEPT \
  81. (FE_INEXACT | FE_DIVBYZERO | FE_UNDERFLOW | FE_OVERFLOW | FE_INVALID)
  82. /* PowerPC chips support all of the four defined rounding modes. We
  83. use the bit pattern in the FPSCR as the values for the
  84. appropriate macros. */
  85. enum
  86. {
  87. FE_TONEAREST = 0,
  88. #define FE_TONEAREST FE_TONEAREST
  89. FE_TOWARDZERO = 1,
  90. #define FE_TOWARDZERO FE_TOWARDZERO
  91. FE_UPWARD = 2,
  92. #define FE_UPWARD FE_UPWARD
  93. FE_DOWNWARD = 3
  94. #define FE_DOWNWARD FE_DOWNWARD
  95. };
  96. /* Type representing exception flags. */
  97. typedef unsigned int fexcept_t;
  98. /* Type representing floating-point environment. We leave it as 'double'
  99. for efficiency reasons (rather than writing it to a 32-bit integer). */
  100. typedef double fenv_t;
  101. /* If the default argument is used we use this value. */
  102. extern const fenv_t __fe_dfl_env;
  103. #define FE_DFL_ENV (&__fe_dfl_env)
  104. #ifdef __USE_GNU
  105. /* Floating-point environment where all exceptions are enabled. Note that
  106. this is not sufficient to give you SIGFPE. */
  107. extern const fenv_t __fe_enabled_env;
  108. # define FE_ENABLED_ENV (&__fe_enabled_env)
  109. /* Floating-point environment with (processor-dependent) non-IEEE floating
  110. point. */
  111. extern const fenv_t __fe_nonieee_env;
  112. # define FE_NONIEEE_ENV (&__fe_nonieee_env)
  113. /* Floating-point environment with all exceptions enabled. Note that
  114. just evaluating this value will set the processor into 'FPU
  115. exceptions imprecise recoverable' mode, which may cause a significant
  116. performance penalty (but have no other visible effect). */
  117. extern const fenv_t *__fe_nomask_env (void);
  118. # define FE_NOMASK_ENV (__fe_nomask_env ())
  119. #endif