123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147 |
- #ifndef _FPU_CONTROL_H
- #define _FPU_CONTROL_H
- #include <features.h>
- #ifdef __csky_soft_float__
- # define _FPU_RESERVED 0xffffffff
- # define _FPU_DEFAULT 0x00000000
- typedef unsigned int fpu_control_t;
- # define _FPU_GETCW(cw) (cw) = 0
- # define _FPU_SETCW(cw) (void) (cw)
- # define _FPU_GETFPSR(cw) (cw) = 0
- # define _FPU_SETFPSR(cw) (void) (cw)
- extern fpu_control_t __fpu_control;
- #else
- # define _FPU_MASK_IDE (1 << 5)
- # define _FPU_MASK_IXE (1 << 4)
- # define _FPU_MASK_UFE (1 << 3)
- # define _FPU_MASK_OFE (1 << 2)
- # define _FPU_MASK_DZE (1 << 1)
- # define _FPU_MASK_IOE (1 << 0)
- # define _FPU_MASK_FEA (1 << 15)
- # define _FPU_MASK_FEC (1 << 7)
- # define _FPU_FLUSH_TZ 0x8000000
- # define _FPU_RC_NEAREST (0x0 << 24)
- # define _FPU_RC_ZERO (0x1 << 24)
- # define _FPU_RC_UP (0x2 << 24)
- # define _FPU_RC_DOWN (0x3 << 24)
- # define _FPU_RESERVED 0xf460ffc0
- # define _FPU_FPSR_RESERVED 0xffff4040
- # define _FPU_DEFAULT 0x00000000
- # define _FPU_FPSR_DEFAULT 0x00000000
- # define _FPU_FPCR_IEEE 0x0000001F
- # define _FPU_FPSR_IEEE 0x00000000
- typedef unsigned int fpu_control_t;
- # if (__CSKY__ == 2)
- # define _FPU_GETCW(cw) __asm__ volatile ("mfcr %0, cr<1, 2>" : "=a" (cw))
- # define _FPU_SETCW(cw) __asm__ volatile ("mtcr %0, cr<1, 2>" : : "a" (cw))
- # define _FPU_GETFPSR(cw) __asm__ volatile ("mfcr %0, cr<2, 2>" : "=a" (cw))
- # define _FPU_SETFPSR(cw) __asm__ volatile ("mtcr %0, cr<2, 2>" : : "a" (cw))
- # else
- # define _FPU_GETCW(cw) __asm__ volatile ("1: cprcr %0, cpcr2 \n" \
- " btsti %0, 31 \n" \
- " bt 1b \n" \
- " cprcr %0, cpcr1\n" : "=b" (cw))
- # define _FPU_SETCW(cw) __asm__ volatile ("1: cprcr r7, cpcr2 \n" \
- " btsti r7, 31 \n" \
- " bt 1b \n" \
- " cpwcr %0, cpcr1 \n" \
- : : "b" (cw) : "r7")
- # define _FPU_GETFPSR(cw) __asm__ volatile ("1: cprcr %0, cpcr2 \n" \
- " btsti %0, 31 \n" \
- " bt 1b \n" \
- " cprcr %0, cpcr4\n" : "=b" (cw))
- # define _FPU_SETFPSR(cw) __asm__ volatile ("1: cprcr r7, cpcr2 \n" \
- " btsti r7, 31 \n" \
- " bt 1b \n" \
- " cpwcr %0, cpcr4 \n" \
- : : "b" (cw) : "r7")
- # endif
- extern fpu_control_t __fpu_control;
- #endif
- #endif
|