123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172 |
- #ifndef XTENSA_CONFIG_H
- #define XTENSA_CONFIG_H
- #undef XCHAL_HAVE_NSA
- #ifdef __XCHAL_HAVE_NSA
- #define XCHAL_HAVE_NSA __XCHAL_HAVE_NSA
- #else
- #define XCHAL_HAVE_NSA 1
- #endif
- #undef XCHAL_HAVE_LOOPS
- #ifdef __XCHAL_HAVE_LOOPS
- #define XCHAL_HAVE_LOOPS __XCHAL_HAVE_LOOPS
- #else
- #define XCHAL_HAVE_LOOPS 1
- #endif
- #undef XCHAL_NUM_AREGS
- #ifdef __XCHAL_NUM_AREGS
- #define XCHAL_NUM_AREGS __XCHAL_NUM_AREGS
- #else
- #define XCHAL_NUM_AREGS 64
- #endif
- #undef XCHAL_HAVE_S32C1I
- #ifdef __XCHAL_HAVE_S32C1I
- #define XCHAL_HAVE_S32C1I __XCHAL_HAVE_S32C1I
- #else
- #define XCHAL_HAVE_S32C1I 1
- #endif
- #undef XCHAL_HAVE_EXCLUSIVE
- #ifdef __XCHAL_HAVE_EXCLUSIVE
- #define XCHAL_HAVE_EXCLUSIVE __XCHAL_HAVE_EXCLUSIVE
- #else
- #define XCHAL_HAVE_EXCLUSIVE 0
- #endif
- #endif
|