fesetmode.c 1.4 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344
  1. /* Install given floating-point control modes. ARM version.
  2. Copyright (C) 2016-2025 Free Software Foundation, Inc.
  3. The GNU C Library is free software; you can redistribute it and/or
  4. modify it under the terms of the GNU Lesser General Public
  5. License as published by the Free Software Foundation; either
  6. version 2.1 of the License, or (at your option) any later version.
  7. The GNU C Library is distributed in the hope that it will be useful,
  8. but WITHOUT ANY WARRANTY; without even the implied warranty of
  9. MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  10. Lesser General Public License for more details.
  11. You should have received a copy of the GNU Lesser General Public
  12. License along with the GNU C Library; if not, see
  13. <https://www.gnu.org/licenses/>. */
  14. #include <fenv.h>
  15. #include <fpu_control.h>
  16. #include "arm-features.h"
  17. /* NZCV flags, QC bit, IDC bit and bits for IEEE exception status. */
  18. #define FPU_STATUS_BITS 0xf800009f
  19. int
  20. fesetmode (const femode_t *modep)
  21. {
  22. fpu_control_t fpscr, new_fpscr;
  23. if (!ARM_HAVE_VFP)
  24. /* Nothing to do. */
  25. return 0;
  26. _FPU_GETCW (fpscr);
  27. if (modep == FE_DFL_MODE)
  28. new_fpscr = (fpscr & (_FPU_RESERVED | FPU_STATUS_BITS)) | _FPU_DEFAULT;
  29. else
  30. new_fpscr = (fpscr & FPU_STATUS_BITS) | (*modep & ~FPU_STATUS_BITS);
  31. if (((new_fpscr ^ fpscr) & ~_FPU_MASK_NZCV) != 0)
  32. _FPU_SETCW (new_fpscr);
  33. return 0;
  34. }